This can be a special type of study cycle implicitly dealt with to the interrupt controller, which returns an interrupt vector. The 32-little bit handle field is disregarded. 1 feasible implementation is always to create an interrupt acknowledge cycle on an ISA bus using a PCI/ISA bus bridge. Read about https://nathanlabsadvisory.com/pci-3ds/